I. INTRODUCTION

D
IGITAL signal processing is increasingly used in place of analog processing in wireless communication systems to reduce manufacturing costs, improve reliability, and allow computer access. In receivers, the requisite digitization usually is performed after the radio-frequency (RF) signal has been down-converted to an intermediate frequency (IF) in the 0-100 MHz range. The majority of wireless signal formats are based on frequency or phase modulation, so the demodulation process usually involves some form of frequency discrimination.
Conventional IF receiver architectures that perform frequency demodulation and digitization are shown in Fig. 1 . Each performs frequency demodulation and digitization and therefore can be viewed as a type of frequency-to-digital converter (FDC). The conceptually simplest system consists of an analog frequency discriminator and an analog-to-digital converter (ADC), as shown in Fig. 1(a) . While practical in discrete-component systems, high-precision analog frequency discrimination is difficult to achieve in low-cost integrated circuit (IC) technologies such as CMOS. The systems shown in [1] . Nevertheless, the implementation of highprecision integrated ADC's, particularly bandpass ADC's, is a significant design challenge, and their implementation complexity is significant. Furthermore, in CMOS technology, bandpass ADC's are usually limited to about 12 bits of precision [2] - [4] .
Alternatively, discrete-time phase-locked loops (DPLL's) can be used to perform frequency-to-digital (F/D) conversion [5] . Most of the known DPLL structures involve only coarse A/D conversion and tend to have much lower analog circuit complexity than the systems of Fig. 1 . However, in conventional DPLL's, much of the error introduced by the coarse quantization resides within the signal band, which significantly limits their performance as FDC's [6] - [8] .
0018-9200/98$10.00 © 1998 IEEE Recently, new DPLL-like structures have been proposed that use oversampling and quantization noise shaping to limit the portion of the quantization noise that resides within the signal band [9] - [12] . The key component of the FDC presented in this paper, referred to as a delta-sigma phase-locked loop ( PLL), is one of these DPLL-like structures [10] . The resulting FDC achieves true 14 bit audio bandwidth data conversion at a 10 MHz IF with very low analog and moderate digital circuit complexity [13] . To the knowledge of the authors, this level of performance has yet to be achieved using other FDC or bandpass ADC architectures in CMOS circuit technology.
II. OVERVIEW OF THE FDC
A general frequency-modulated (FM) signal at a carrier frequency of has the form
where is a constant amplitude, is the instantaneous frequency relative to , and is an arbitrary initial phase of the signal at time . Given as an input signal, F/D conversion is the process of extracting, sampling, and digitizing . The prototype FDC is referred to as a FDC. As shown in Fig. 2 , the FDC consists of a hard limiter, a PLL, and a nonuniform-to-uniform (NTU) decimation filter. This section describes the operation of these components at the behavioral level of Fig. 2 . The implementation details of the components are deferred to Sections III and IV.
The PLL operates on a hard limited version of the FM input signal and generates a 2-b output sequence given by (2) where is a sampled estimate of the instantaneous frequency and is spectrally shaped quantization noise equivalent to that of a conventional second-order modulator [14] . Thus, has a power spectral density (PSD) given by (3) It follows that, from a signal-processing point of view, the PLL is identical to a second-order modulator with input sequence For the PLL prototype, the output sample rate is approximately 10 MHz, and is taken to have a bandwidth of 25 kHz. Therefore, the effective oversampling ratio is approximately 200.
As in a modulator, the oversampling causes the desired signal to reside at low frequencies, and noise shaping causes the quantization noise to reside primarily at high frequencies in the discrete-time spectrum. Consequently, much of the quantization noise can be removed by a low-pass digital decimation filter following the PLL. However, a complication arises in the case of the PLL because it samples the instantaneous frequency at nonuniformly spaced times. This has two effects: it causes the bandwidth of to be slightly larger than had it been sampled uniformly and it gives rise to harmonic distortion. The slight increase in the sampled signal bandwidth is not a significant problem in that it simply reduces the effective oversampling ratio by a small amount. However, for applications such as broadcast FM, the distortion caused by nonuniform sampling would be intolerable if left uncorrected.
Fortunately, the necessary correction can be performed in conjunction with the decimation filtering at the cost of a relatively small amount of additional digital hardware [15] . The resulting structure is referred to as the NTU decimation filter. A hardware-efficient version of the structure is presented at the register-transfer level in Section IV. Through a combination of digital filtering, nonuniform downsampling, and two-point interpolation, the NTU decimation filter is able simultaneously to remove most of the out-of-band quantization noise and correct the distortion to better than 14-b linearity.
As demonstrated by the results of this paper, the primary advantage of the FDC over the F/D conversion methods shown in Fig. 1 is that it achieves excellent performance with low analog complexity. Because of the hard limiter, the FDC belongs to the class of FM demodulators referred to as limiter-discriminators. Such discriminators are widely used in commercial receivers [16] . Although they tend to be more susceptible to out-of-band interferers than the systems of Fig. 1(b) and (c), the availability of low-cost ceramic, crystal, and surface acoustic wave filters centered at various convenient IF frequencies including 10 MHz makes them viable in a large variety of applications. Nevertheless, in applications where the IF filters are unable to reduce interferers to at least several decibels below the desired signal, the limiting operation represents a disadvantage of the FDC relative to the systems of Fig. 1(b) and (c).
III. THE PLL
A. Architecture
The functional diagram of the PLL prototype is shown in Fig. 3 . It consists of a charge pump and associated gating logic, a 2-b ADC, a block, a digital constant adder, a 4-b counter, and a timing controller. Two events control the timing: 1) transition of from low to high and 2) transition of the "Carry" signal from low to high. The 4-b counter is driven by an 80 MHz external clock, and the "Carry" signal goes high on its terminal count. In normal operation, the output of the XOR gate goes high when goes high. This causes the positive current source to be connected to the capacitor. The current source remains connected to the capacitor until the "Carry" signal goes high, at which time it is disconnected from the capacitor. The negative current source is connected to the capacitor for a fixed duration each time the "Carry" signal goes high. Two 80 MHz clock cycles after the "Carry" signal goes high, the counter is loaded with a number obtained by filtering the ADC output by and adding nine. This effectively sets the time until the next "Carry," which closes the feedback loop.
Because it is generated by the 4-b counter, the "Carry" signal and its time-shifted derivatives are synchronous with the 80 MHz clock. The 2-b ADC samples and quantizes on the rising edges of the "Carry 0.5" signal, and the data are made available at the output of the PLL on the rising edges of the "Carry 1" signal.
B. Signal-Processing Details
It will now be shown that, from a signal-processing point of view, the PLL is equivalent to a second-order operating on a sampled version of the instantaneous frequency, , as claimed in Section II. The practical benefit of quantitatively establishing this connection is that it allows application of the well-established body of knowledge regarding second-order modulator performance to the PLL. In particular, the equivalence implies that the PLL quantization noise characteristics (e.g., spectral shape, tonal qualities, etc.) are identical to those of the second-order modulator [10] .
The starting point is the simplified but functionally equivalent version of the PLL shown in Fig. 4 (a). The current sources and capacitor have the same values as those shown in Fig. 3 . The edge-activated set-reset latch corresponds to the two flip-flops and the XOR gate in Fig. 3 , and the pulse stretcher is a digital one-shot implemented as part of the timing controller in Fig. 3 . The only difference between the two versions of the PLL is that 9 is loaded into the 4-b counter each time the "Carry 1" signal goes high in the version of Fig. 3, whereas 8 is loaded into the 4-b counter each time the "Carry" signal goes high in the version of Fig. 4 (a). It is easy to verify that this difference does not alter the "Carry" signal or any of its time-shifted derivatives, and therefore has no effect on . Consequently, the properties derived in the following for the simplified PLL version of Fig . Similarly, the feedback information is represented by the sequence of times, , of the rising edges of the "Carry" signal. The time information controls the gating of the current sources into the summing capacitor and therefore gets converted into a sequence of analog voltages across the summing capacitor. The ADC converts the sequence of analog voltages to a sequence of digital values. The digital sequence ultimately controls the data that gets loaded into the counter, which generates the feedback signal .
The input signal changes the PLL state only at the discrete sequence of times Therefore, can be viewed as the th sample time of the input signal. Accordingly, the th sample period will be defined as
Given that corresponds to a hard limited FM signal, it follows that the sample period varies as a function of , as mentioned in Section II.
In the following, the signal processing performed by the PLL is explained by gradually replacing the components shown in Fig. 3 with generic signal-processing components. The final result is an equivalent system that operates directly on and has the form of a second-order modulator. It is first shown that the set-reset latch, the pulse stretcher, and the charge pump together perform the signal-processing operations of a differencer, a constant offset, and a discrete-time integrator, as indicated in Fig. 5 . The heuristics behind this assertion are as follows. In each sample period, the positive current source is connected to the summing capacitor for seconds, and the negative current source is connected to the capacitor for a fixed fraction of the sample period, namely, 3.5 periods of the 80 MHz external clock. Thus, in each sample period, a "packet" of charge proportional to minus a constant is added to the capacitor. The capacitor is never reset, so it simply accumulates these packets of charge, thereby performing the function of a discrete-time integrator.
Specifically, by this reasoning, the voltage across the capacitor at time can be written as
The value of the positive current source is nominally where is the step size of the ADC and the ratio of the positive and negative currents is nominally Hence, in units of V/ , the value at the input to the ADC at time is given by The differencer, constant offset, and discrete-time integrator shown in its nominal value of 3.5/4 results in an offset error prior to the integrator. The effects of such deviations with respect to PLL performance are considered shortly. It is next shown that the 4-b counter performs the signalprocessing operation of another discrete-time integrator. The heuristics behind this assertion are as follows. Recall that the data sequence generated by the counter is defined to be the sequence of absolute times of the rising edges of the "Carry" signal. The "Carry" signal goes high when the counter reaches its terminal count of 15, and the "D" input is latched into the counter one 80 MHz clock period after each rising edge of the "Carry" signal. Thus, the value loaded into the counter during the th sample period affects not only but also all future values of the sequence, namely, For example, suppose that a value of nine is loaded into the counter during the th sample period. Then the "Carry" signal goes high periods of the 80 MHz external clock after its previous rising edge, so , where is one 80 MHz clock period. If a value of six is loaded into the counter during the next clock period, the "Carry" signal goes high again after periods of the 80 MHz clock, so
In this fashion, the values loaded into the counter are discrete-time integrated.
Generalizing from this example gives Therefore, the 8 operation and the counter in the PLL can be replaced by an 8 operation and a discrete-time integrator, as indicated in Fig. 6 . Note that Fig. 6 also contains the replacement indicated in Fig. 5 . Fig. 7 shows the PLL with the replacements indicated in Figs. 5 and 6 and two additional replacements. First, the ADC has been replaced by its signal-processing equivalent of a unit delay (corresponding to an actual delay of ) followed by a 2-b quantizer with step-size Second, the input signal 
It is straightforward to verify that the system of Fig. 7 can be redrawn in the well-known form of a second-order modulator, as shown in Fig. 8 . The only unusual aspect of the modulator shown in Fig. 8 is the addition of four prior to the second integrator. However, this addition has no effect on the performance of the system because the transfer function between it and the output has a zero at dc.
To complete the analysis, it remains only to establish the relationship between as given by (4) and the instantaneous frequency From (1), the phase of can be written as
The th positive-going zero crossing of occurs at time so it follows that With (5) and (i.e., with MHz), this 
With the definition
it follows from (4) and (6) that Note that is the change in phase of relative to during the th sampling period Thus, is the discrete-time derivative of the phase of relative to which corresponds to nonuniformly sampled instantaneous frequency.
At first glance, it might seem that having would be more desirable than the achieved relationship of (7) . However, as demonstrated in Section IV, the slightly peculiar relationship between and achieved by the PLL gives rise to an extremely simple technique for correcting the distortion caused by nonuniform sampling.
C. Circuit Issues
The FDC is robust with respect to nonideal circuit behavior because all of the analog components are positioned such that error they introduce is subjected to at least firstorder noise shaping. This is evident from the analysis leading up to Fig. 8 ; the only components in Fig. 8 that arise from analog circuits (including the hard limiter) are the 4 offset, the integrator, and the quantizer. It is straightforward to verify that the transfer functions from each of these components to the output all have at least one zero at dc and therefore provide at least first-order noise shaping. The remaining components in the figure are of digital origin, so they are not subject to analog circuit errors.
Only the positive current source is modulated by the input signal; the negative current source is turned on for a fixed duration each sample period Therefore, relative deviations between the positive and negative currents do not affect the quantization noise shaping performance of the PLL. However, as shown in [10] , such errors do reduce the usable frequency range of the PLL, so extreme mismatches between and should be avoided. Deviations of and from their ideal values result in a gain error in the signal processing associated with the charge pump. In the system of Fig. 8 , this corresponds to a gain of 1 prior to the quantizer, where is the gain error. Thus, the gain error has the same effect in the PLL as it does in a second-order modulator; it causes the zeros and poles of the quantization noise shaping transfer function to deviate from their ideal positions. In the prototype design, no effort was made to have variations in and track each other so as to minimize because the expected variations gave rise to acceptable performance degradation. However, if such tracking were desired, it could be achieved by generating the ADC reference voltages using switched current sources to charge reference capacitors prior to each ADC sample.
Simulations and analysis indicate that the switched current sources must settle within approximately 6ns to ensure that the spurious-free dynamic range (SFDR) is greater than 85 dB. One approach to achieving fast settling is to use the simple switched current source shown in Fig. 9 . In this circuit, when " Pulse" is low, is off and and act as a cascode current source. When " Pulse" goes high, the voltage at the drain of increases until is turned off. The circuit achieves very fast settling but is subject to turn-on overshoot, as depicted in Fig. 9 . The reason for the turn-on overshoot is that as " Pulse" goes low, the voltage at the drain of temporarily goes too low because of the charge extracted through the parasitic gate-source capacitance of . The overshoot corresponds to the additional current required to charge the parasitic capacitor at the drain of up to its steady-state voltage level.
The currents from the switched current sources get integrated by the summing capacitor in the PLL, so overshoot has the same effect as using incorrect current values. By adjusting the relative sizes of the transistors in Fig. 9 so as to limit the significance of the charge injection through the gate-source capacitance of , the overshoot problem can be avoided. However, simulations indicated that acceptably reducing the overshoot problem across process and temperature unacceptably increased the settling time. Therefore, the simple current source of Fig. 9 is not appropriate for the PLL. Nevertheless, it does provide the basis for the improved switched current sources used in the prototype PLL. A simplified version of the negative switched current source used in the prototype PLL is shown in Fig. 10 . The circuit exploits the fact that the simple current source of Fig. 9 does not suffer from turnoff overshoot. Indeed, when the simple current source is turned off, the parasitic gate-source capacitance of actually aids the process because the charge injected through it increases the speed at which the voltage at the drain of rises. This increases the speed with which is turned off. The circuit of Fig. 10 makes use of this property by using the equivalent of two of the simple switched current sources of Fig. 9 . The configuration is such that one of them is always turned off when the other is turned on so as to avoid overshoot. Specifically, when " Pulse" is high, and are off, so and act as a cascode current source of approximately 18 A. When " Pulse" goes low, and act as a cascode current source of 20 A, which causes the voltage at the drain of to rise to the point where is turned off. Transistors -act as a clamping circuit that limits the voltage swing at the drain of to facilitate high-speed switching.
IV. THE NONUNIFORM-TO-UNIFORM DECIMATION FILTER
The NTU decimation technique takes advantage of the property that the output sequence from the PLL can be used to estimate both and The NTU decimation filter estimates the actual sample times from the PLL output For each desired sample time , it performs two-point interpolation between the pair of adjacent actual sample times that straddle to estimate the instantaneous frequency at As shown in Fig. 11 , the NTU decimation filter consists of three primary components: a conventional digital comb filter, a nonuniform-to-uniform downsampler, and a conventional 50-fold decimation filter. The details of these three components are explained in the remainder of this section.
A. Comb Filter
The PLL output sequence is filtered by a conventional digital filter with a so-called comb transfer function given by (8) The purpose of the filter is to remove as much of the outof-band quantization noise as practical without significantly distorting the components of the oversampled signal that underwent spectral spreading as a result of the nonuniform sampling. Thus, passband flatness and stopband attenuation are both design constraints. The particular choice of represents a good compromise with respect to these tradeoffs. 1 Moreover, it can be implemented efficiently using a multiplierfree recursive structure.
The filtered sequence still contains the low-frequency signal information, but with much of the high-frequency quantization noise removed. The maximum passband magnitude of the comb filter is given by Neglecting the passband droop of the comb filter, it follows from (2) that where is the residual quantization noise after the filtering process. Alternatively, it follows from (4) that (9) 1 As shown in [14] , a comb filter of the form H(z) = 1 0 z 050 1 0 z 01 3 would be a better choice if the goal were simply to remove as much quantization noise as possible. In this case, the first stage of the decimation filter could downsample by a factor of 50 without significantly aliasing outof-band quantization noise into the signal band. However, in the case of the 16PLL, this filter would unacceptably distort the components of the oversampled signal that underwent spectral spreading. Instead, the looser filter given by (8) is used in conjunction with much less downsampling in the first stage. Fig. 11 . The NTU decimation filter high-level structure. Fig. 12 . The NTU downsampler.
B. NTU Downsampler
The NTU downsampler is shown at the register-transfer level in Fig. 12 . It consists of two subblocks: the uniform clock generator and the interpolating downsampler. The uniform clock generator extracts the sample time information from to determine which pairs of actual sample times straddle the desired sample times. The interpolating downsampler performs frequency estimation at the desired sample times by two-point interpolation about these actual sample times. The desired sample times are defined to occur at uniform intervals of where This implies that is the average downsampling ratio because MHz, and the average output sample rate of the PLL is 10 MHz. From Fig. 12 and (9) , it follows that (10) The purpose of the register shown in Fig. 12 is to accumulate time-interval estimates. During normal operation, stores the value of the actual time estimate relative to the desired sample time. This value can be either positive or negative. If is initially negative, it can be seen from Fig. 12 that the scaled output of the hard limiter is 256, which cancels the 256 dc offset of from (10) and causes a value proportional to to be added to , thereby obtaining Since is always positive by definition, will monotonically increase while is 1. After exceeds zero, the output of the hard limiter switches from 1 to 1, so the scaled hard limiter output will combine with the 256 dc offset of , insuring that the next value of is negative. This effectively sets a new desired sample time. Thus, each rising edge of occurs when the accumulated time estimate first exceeds each desired sample time. At this time, from (10) and Fig. 12 , the relation between the actual time estimate and the desired sample time is (11) where is the actual sample time, is the desired sample time, and is the quantization noise remaining at The interpolating downsampler processes the information contained in to extract uniformly spaced estimates of the instantaneous frequency of
The first processing stage in the interpolating downsampler accumulates to obtain
The th sample of the resulting sequence is the nonuniform phase estimate at time
Interpreting the least significant bit (LSB) value to be the sequence of nonuniform phase estimates can be written as (12) where is an arbitrary initial value. As described above, the rising edge of the uniform clock occurs when the actual sample time first exceeds the next desired sample time
The actual sample times and thus straddle the desired sample time. From the nonuniform phase estimates at and two-point interpolation is used to find the uniform phase estimate at time The two-point interpolation expression is which is depicted graphically in Fig. 13 . From (9), (11) , (12) , and Fig. 12 , it follows that where the LSB normalization in (12) and the effects of quantization noise have been neglected. The system of Fig. 12 implements this form of the two-point interpolation expression.
Thus, only one multiply and one divide are required for every set of PLL output samples. For the specific implementation described in this paper, it follows that the multiplication and division rates are no greater than 2.5 MHz each. Moreover, the numbers of bits used for and are low (six and ten, respectively). Consequently, the computational requirements of the interpolation are not excessive.
As seen in Fig. 12 , the operation performed upon produces uniform frequency estimates, Ignoring quantization noise and interpolation error, it follows that , which is proportional to the phase difference between times and Thus, the sequence corresponds to frequency estimates at uniformly spaced sampling intervals.
C. Conventional Decimation Filter
The final component of the NTU decimation filter is a conventional 50-fold low-pass decimation and equalization filter. It removes the remaining out-of-band quantization noise and reduces the output sequence to the final desired sampling rate of 50 kSample/s. Equalization filtering is incorporated in the block to compensate for the passband droop of as well as that imposed by the effective moving average of the desired signal performed by the nonuniform-to-uniform conversion processing.
V. EXPERIMENTAL RESULTS
As depicted in Fig. 14 , the prototype PLL was tested with and without the NTU decimation filter. Measurements without the NTU decimation filter were used to verify the expected structure of the quantization noise, and measurements with the NTU decimation filter were used to quantify the F/D conversion performance. As indicated in the figure, a software implementation of the NTU decimation filter was used. The bus widths and other processing details were implemented exactly as shown in Figs. 11 and 12 , so identical results would be expected from an IC implementation.
The left PSD plot in Fig. 14 corresponds to the 2-b output of the PLL driven by a 9 MHz sinusoid (i.e., a dc FM message signal). As expected, the plot is identical to that of a second-order modulator driven by a dc signal; the PSD is well approximated by (3). The right PSD plot in Fig. 14 corresponds to the output of the full FDC driven by an FM signal with a 12 kHz sinusoidal message signal and a 500 kHz frequency deviation, i.e., the instantaneous frequency was given by with kHz and kHz. For this case, the measured signal-to-noiseand-distortion ratio (SINAD) was 86.4 dB, and the measured SFDR was 90.5 dB.
In an ADC, the peak SINAD and SFDR are determined by increasing the amplitude of the input signal until the measured SINAD and SFDR reach their maximum values. In an FDC, the same measurements are performed except the frequency deviation of the input signal is increased instead of the amplitude. Fig. 15 shows a plot of measured SINAD and SFDR values as functions of increasing frequency deviation. In each case, the input signal was an FM signal with a 12 kHz sinusoidal message signal. The resulting peak SINAD and SFDR were 89 and 94 dB, respectively. In general, the peak SINAD and SFDR were found to depend somewhat on the choice of the frequency and offset of the message signal used to generate the FM input signal. This is not surprising, as the output sample times of the PLL are related to these quantities, so spurs that are out of band for some input signals end up in band for others. As part of the testing process, the worst case input signals were actively sought, and the resulting worst case peak SINAD and SFDR were found to be 85 and 88 dB, respectively. On the basis of measurements performed on numerous different input signals and different copies of the chip, a conservative estimate of typical values of peak SINAD and SFDR is 86 and 91 dB, respectively.
Additional measurements performed with two-tone message signals were consistent with these SINAD and SFDR values. For example, Fig. 16 shows the measured PSD of the FDC output for an FM signal with instantaneous frequency given by , where kHz, kHz, and kHz. As shown in the figure, the maximum in-band intermodulation product for this test was 87 dB.
For the prototype PLL with the external clock frequency set to 80 MHz, the no-overload range is 8.9-10.0 MHz. Thus, provided the absolute instantaneous frequency of the PLL input signal stays within this range, the ADC within the PLL will not overload. As in a modulator, when the input signal exceeds the no-overload range, the dataconversion performance quickly degrades. The PLL can be designed for different no-overload ranges by varying the external clock frequency, the number of counter bits, and the number of ADC bits, as described in [10] .
As in a modulator, the no-overload range of the PLL affects the signal-to-quantization noise ratio (SQNR) of the data-conversion process because it sets the maximum power of the signal component in the data-converter output. For example, consider the case of broadcast FM wherein the peak frequency deviation of the carrier is 75 kHz. In this case, only 14% of the full no-overload range of the prototype PLL would be used, so approximately 17 dB of the peak SQNR would be wasted unless the remaining no-overload range were required to accommodate undesired frequency offsets.
As described above, the quantization-noise component in the data-converter output is determined by the ratio of the average PLL output rate to the bandwidth of the message signal, i.e., the instantaneous frequency of the input signal, which in the case of the prototype is approximately 200. Hence, in contrast to modulators, the SQNR is decoupled from the bandwidth of the input signal and instead depends upon the bandwidth of the message signal.
A die photograph of the prototype PLL is shown in Fig. 17 . Two blocks of components are visible in the photograph. The top block, surrounded by guard rings, contains the analog components, and the bottom block contains the digital components. The details of the prototype are summarized in Table I. VI. CONCLUSION A prototype PLL based on the theory presented in [10] has been fabricated in a 0.6 m, single-poly, CMOS process, and an efficient digital nonuniform-to-uniform decimation filter architecture has been proposed. Together, these components were shown to achieve 50 kSample/s frequencyto-digital conversion of a 10 MHz FM signal with a worst case SINAD of 85 dB and a worst case SFDR of 88 dB. The system performs limiter-discriminator FM demodulation and digitization. Relative to other approaches involving separate A/D conversion and FM discrimination, it offers the advantage of excellent performance with very low analog circuit complexity and only moderate digital complexity.
